Bit(Register)
out[t+1] = if load[t] then in[t] else out[t]
https://gyazo.com/39a3807f273140d930a0a1ef5da49db7
Mux
DFF